|
|
|
|
|
Chatrpol Pakasiri, Ke-Chung Hsu and Sen Wang
In this paper, a wideband VCO that covers popular Long-Term Evolution (LTE) 0.7 GHz and LTE 2.6 GHz frequencies is designed and developed in a standard 0.18 µm CMOS process. The VCO utilizes active inductors to achieve coarse-tuning of the inductance and...
ver más
|
|
|
|
|
|
|
|
|
|
|
Abdullah Kurtoglu, Amir H. M. Shirazi, Shahriar Mirabbasi and Hossein Miri Lavasani
This work presents a novel trusted LC voltage-controlled oscillator (VCO) with an embedded compact analog Physically Unclonable Function (PUF) used for authentication. The trusted VCO is implemented in a 1P9M 65 nm standard CMOS process and consumes 1.75...
ver más
|
|
|
|
|
|
|
|
|
|
|
P. Purushothama Chary, Rizwan Shaik Peerla and Ashudeb Dutta
This paper presents a wideband approach for L5 and S-band integer-N phase-locked loop (PLL) targeting Indian Regional Navigation Satellite System (IRNSS) applications. A reference spur reduction technique using a ????-??
G
m
-
C
filter is proposed. The ...
ver más
|
|
|
|
|
|
|
|
|
|
|
Muhammad Faisal Siddiqui, Mukesh Kumar Maheshwari, Muhammad Raza and Aurangzeb Rashid Masud
This article presents the design and optimization of a tunable quadrature differential LC CMOS voltage-controlled oscillator (VCO) with a D flip-flop (DFF) frequency divider. The VCO is designed for the low-power and low-phase-noise applications of 2.4 G...
ver más
|
|
|
|
|
|
|
|
|
|
|
Rizwan Shaik Peerla, Ashudeb Dutta and Bibhu Datta Sahoo
This paper presents a multiplexer-based extended range multi-modulus divider (ER-MMD) technique for multi-band phase locked loop (PLL). The architecture maintains a modular structure by using conventional 2/3" role="presentation">2/32/3
2
/
3
divider ce...
ver más
|
|
|
|
|
|