|
|
|
|
|
Hikaru Makino and Toru Tanzawa
This paper is an extended version of a previously reported conference paper regarding a low-power design for NAND Flash. As the number of bits per NAND Flash die increases with cost scaling, the IO data path speed increases to minimize the page access ti...
ver más
|
|
|
|
|